Skip to content

config(dsv41flash): re-sweep MI355X on the first ROCm 10.0 nightly carrying vllm#58510 / 在首个包含 vllm#58510 的 ROCm 10.0 nightly 上重新扫描 MI355X - #3420

Merged
adibarra merged 8 commits into
mainfrom
config/dsv41flash-mi355x-resweep-0925
Sep 25, 2026
Merged

adibarra merged 8 commits into
mainfrom
config/dsv41flash-mi355x-resweep-0925

Conversation

@Fangzhou-Ai

@Fangzhou-Ai Fangzhou-Ai commented Sep 25, 2026 •

Copy link
Copy Markdown
Collaborator

Description

Re-sweeps dsv41flash-fp4-mi355x-vllm-agentic-dspark on the next ROCm 10.0 nightly, moving off nightly-rocm100-7f1a5398e9610d96c473931a26c0e12bbe0d0423 which #3404 qualified yesterday.

The image tag is deliberately TBD while this PR is a draft. The target is not simply the next nightly: it is the first nightly-rocm100 build whose commit contains vllm-project/vllm#58510, MXFP8 GEMM on native 32x32 block scales for gfx950. That PR is still open. Once it merges and a nightly carrying it publishes, I will fill in the tag, record its digest, take the PR out of draft and add the sweep label in one follow-up push. Do not dispatch until then.

Why this pin waits on #58510

This arm runs gfx950 and serves a checkpoint whose non-routed weights are MXFP8, so #58510 lands directly on its hot path; it also touches rocm_aiter_mla_sparse.py, which this recipe's sparse decode uses. Pinning whichever nightly happens to publish first would produce a curve that does not measure the change the re-sweep exists for. Membership is therefore checked by commit ancestry against the PR's merge commit, not by publication date, and a nightly that arrives before the merge is skipped.

Only the image: line changes. The TP=4 and TP=2 rows keep concurrency 1, 2, 4, 8, 16, 32, 64 and 128, and benchmarks/single_node/agentic/dsv41flash_fp4_mi355x_vllm_mtp.sh is untouched: Engram placement per TP and concurrency, the prefill-chunk and sequence-cap ladder, graph capture, --no-swa-bounded-replay, and five-token DSpark with golden acceptance 3.51 for throughput and real block verification for evals all stay as they are on main.

The MI300X and MI325X arms are not touched.

Validation so far

configs/amd-master.yaml, configs/runners.yaml and perf-changelog.yaml all parse and git diff --check is clean. Targeted generation emits exactly the expected 16 points:

uv run --no-project --exclude-newer PT12H --python 3.12 --with pydantic --with pyyaml \
  python -m infx.matrix.generate test-config \
  --config-files configs/amd-master.yaml \
  --runner-config configs/runners.yaml \
  --config-keys dsv41flash-fp4-mi355x-vllm-agentic-dspark
dsv41flash_tp4_conc{1,2,4,8,16,32,64,128}_kvnone_spec-mtp
dsv41flash_tp2_conc{1,2,4,8,16,32,64,128}_kvnone_spec-mtp

They currently carry "image": "TBD". Re-run this after the tag lands and confirm no placeholder survives. GPU sweep and eval results are pending.

AI model disclosure

  • Model/version: Claude Opus 5 (runtime identifier claude-opus-5-thinking-high), via the Cursor agent.
  • Role: prepared the config and changelog edits, ran YAML parsing and targeted matrix generation, and wrote this description; will verify the published tag against Docker Hub and the registry and confirm the commit range by ancestry before filling in the pin. The submitter reviewed every changed line.

Related Issue

N/A

Type of Change

  • Configuration change

Checklist

  • I have completed the AI model disclosure and kept it current
  • I have tested my changes locally
  • I have updated documentation if necessary
  • For every change that can affect benchmark performance and every recipe addition or modification, I have appended a new entry to the physical end of perf-changelog.yaml and have not edited historical entries
  • Before merging via reuse, an authorized maintainer (OWNER/MEMBER/COLLABORATOR) has commented /use <run_id> (or the legacy /reuse-sweep-run) on this PR. Do this only once there is a final full sweep that is all green with evals passing, since after this comment the sweep label will no longer automatically kick off new sweeps. Remove and re-add the label to force one.
中文

说明

在下一个 ROCm 10.0 nightly 上重新扫描 dsv41flash-fp4-mi355x-vllm-agentic-dspark,迁出昨日由 #3404 完成资格验证的 nightly-rocm100-7f1a5398e9610d96c473931a26c0e12bbe0d0423。

在本 PR 处于草稿状态期间,镜像标签特意保留为 TBD。 目标并非简单地取下一个 nightly,而是第一个其提交包含 vllm-project/vllm#58510(在 gfx950 上使用原生 32x32 block scale 计算 MXFP8 GEMM)的 nightly-rocm100 构建。该 PR 尚未合并。合并且包含它的 nightly 发布后,我会在一次后续推送中填入标签、记录其摘要、取消草稿状态并添加 sweep 标签。在此之前请勿派发。

为何本次固定要等 #58510

本臂运行于 gfx950,所服务的 checkpoint 其非 routed 权重为 MXFP8,因此 #58510 直接作用于其热路径;该 PR 同时修改了本 recipe 稀疏解码所用的 rocm_aiter_mla_sparse.py。若随意选取最先发布的 nightly,得到的曲线并未测量本次重扫所针对的改动。因此此处通过与该 PR 合并提交的祖先关系来判定包含性,而非发布时间;在合并之前发布的 nightly 会被跳过。

本次仅改动 image: 一行。TP=4 与 TP=2 两行保持并发 1、2、4、8、16、32、64 与 128,且 benchmarks/single_node/agentic/dsv41flash_fp4_mi355x_vllm_mtp.sh 未作改动:按 TP 与并发决定的 Engram 放置、prefill 分块与序列上限阶梯、图捕获、--no-swa-bounded-replay,以及吞吐用黄金接受长度 3.51、评测用真实分块验证的五 token DSpark,均与 main 上保持一致。

MI300X 与 MI325X 两个臂不受影响。

目前的验证

configs/amd-master.yaml、configs/runners.yaml 与 perf-changelog.yaml 均可解析,git diff --check 无告警。定向生成恰好产出预期的 16 个数据点,命令与结果见上方英文部分。

这些点目前携带 "image": "TBD"。标签落定后需重新运行该命令并确认不再残留占位符。GPU sweep 与评测结果尚待完成。

AI 模型使用说明、关联 issue、改动类型与检查清单见上方英文部分。

Repin dsv41flash-fp4-mi355x-vllm-agentic-dspark off
nightly-rocm100-7f1a5398, which PR #3404 qualified yesterday, and
re-measure all 16 points on the next nightly. The image tag is TBD until
that build publishes; this PR is not dispatchable until it is replaced.
Nothing else changes: the TP=4 and TP=2 rows keep concurrency 1-128 and
the recipe script is untouched.

将 dsv41flash-fp4-mi355x-vllm-agentic-dspark 从 PR #3404 昨日验证的
nightly-rocm100-7f1a5398 迁出,在下一个 nightly 上重新测量全部 16 个数据点。
镜像标签暂为 TBD,待该构建发布后填入;在此之前本 PR 不可派发。其余内容不变:
TP=4 与 TP=2 两行保持并发 1-128,recipe 脚本未作改动。

Co-authored-by: Cursor <cursoragent@cursor.com>
@github-actions

Copy link
Copy Markdown
Contributor

Thanks for the contribution!

  • Review: If this PR changes files owned by someone other than a repository admin or @SemiAnalysisAI/core, ask one eligible CODEOWNER to complete the latest PR_REVIEW_CHECKLIST.md before contacting a core maintainer on Slack. Follow the template exactly, including As a PR reviewer and CODEOWNER, I have reviewed this and have, so sign-off verification triggers.
  • PR verification: Sweeps only run on labeled PRs. Add full-sweep-fail-fast (strongly recommended); use full-sweep-enabled only when matrix jobs should continue after a failure.
  • After merging: PR authors must ensure all GitHub Actions jobs pass. Transient failures often pass on rerun; see how to rerun failed jobs.
中文

感谢你的贡献!

  • **审阅:**如果 PR 修改的文件归属于仓库管理员及 @SemiAnalysisAI/core 之外的 CODEOWNER,请先联系一位有资格的 CODEOWNER 填写最新的 PR_REVIEW_CHECKLIST.md,再通过 Slack 联系核心维护者。必须严格遵循模板,并保留 As a PR reviewer and CODEOWNER, I have reviewed this and have,才能触发签核验证。
  • **PR 验证:**扫描仅在带有标签的 PR 上运行。强烈建议添加 full-sweep-fail-fast;仅当需要矩阵任务在失败后继续运行时才使用 full-sweep-enabled。
  • **合并后:**PR 作者必须确保所有 GitHub Actions 任务通过。临时性失败通常可以通过重新运行恢复;参见重新运行失败任务的说明。

Fangzhou-Ai and others added 2 commits September 25, 2026 01:38
Replace the XXX placeholder now that the draft PR exists.

在草稿 PR 建立后,将 changelog 条目中的 XXX 占位符替换为实际链接。

Co-authored-by: Cursor <cursoragent@cursor.com>
The target image is the first nightly whose commit contains that merge,
not simply the next nightly published.

将本次重新扫描所用镜像的选取条件限定为包含 vllm-project/vllm#58510 的第一个
nightly,而非简单地取下一个发布的 nightly。

Co-authored-by: Cursor <cursoragent@cursor.com>
@Fangzhou-Ai Fangzhou-Ai changed the title config(dsv41flash): re-sweep MI355X on the next ROCm 10.0 nightly / 在下一个 ROCm 10.0 nightly 上重新扫描 MI355X config(dsv41flash): re-sweep MI355X on the first ROCm 10.0 nightly carrying vllm#58510 / 在首个包含 vllm#58510 的 ROCm 10.0 nightly 上重新扫描 MI355X Sep 25, 2026
Fangzhou-Ai and others added 2 commits September 25, 2026 02:09
First ROCm 10.0 nightly containing vllm-project/vllm#58510.

首个包含 vllm-project/vllm#58510 的 ROCm 10.0 nightly。

Co-authored-by: Cursor <cursoragent@cursor.com>
@claude

claude Bot commented Sep 25, 2026 •

Copy link
Copy Markdown
Contributor

Claude encountered an error after 0s —— View job


I'll analyze this and get back to you.

1 similar comment
@claude

claude Bot commented Sep 25, 2026 •

Copy link
Copy Markdown
Contributor

Claude encountered an error after 0s —— View job


I'll analyze this and get back to you.

@claude claude Bot left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Nothing blocking. The comments below are optional suggestions. There is no need to push a fix for them before merging.

Beyond the inline finding, I checked a few other conventions this recipe could implicate: the "model.container must equal image" rule doesn't apply since this recipe is single-node (multinode: false, no launcher/container field); the changelog's cited "golden acceptance 3.51" matches the real thinking_on/draft-length-5 entry in golden_al_distribution/dsv41flash_dspark.yaml; and the draft-precision env-var checklist item is vLLM/SGLang-specific tooling that doesn't apply here since this recipe's framework is vllm.

Extended reasoning...

Config-only change: an image tag bump in configs/amd-master.yaml plus a matching append-only perf-changelog.yaml entry, no code or script changes. No security-sensitive surface (auth, crypto, permissions) is touched. One confirmed inline finding (stale "tag TBD" prose in the changelog contradicting the already-pinned concrete tag) is being posted separately, so a human look is warranted; I additionally checked and ruled out the multi-node container-equals-image rule, the golden acceptance-length provenance, and the draft-precision env-var concern as inapplicable to this diff.

Comment thread perf-changelog.yaml
Comment on lines +8897 to +8898
- "The pin is mainly for vllm-project/vllm#58510, which computes the MXFP8 GEMM on native 32x32 block scales for gfx950. This arm serves a checkpoint whose non-routed weights are MXFP8 on exactly that architecture, so the target image is the first nightly whose commit contains that merge rather than simply the next one published. The exact tag, its publication time and digest are filled in once that build exists."
- "在下一个 ROCm 10.0 nightly 上重新扫描 MI355X DeepSeek-V4.1-Flash vLLM AgentX 臂,替换 nightly-rocm100-7f1a5398。本次仅更换镜像:TP=4 与 TP=2 两行保持并发 1、2、4、8、16、32、64 与 128,其余 recipe 设置全部不变,包括按 TP 与并发决定的 Engram 放置、prefill 分块与序列上限阶梯、图捕获,以及吞吐用黄金接受长度 3.51、评测用真实分块验证的五 token DSpark。"

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

🟡 (optional) Maintainers reading this changelog entry are told the pin is still unresolved, even though configs/amd-master.yaml:1330 already ships a concrete tag. The entry (perf-changelog.yaml:8897-8898) says "The exact tag, its publication time and digest are filled in once that build exists," but commit fe94952 already replaced the image: TBD placeholder with nightly-rocm100-29468dde8b515031dc6d4d9d06bf0a2fa0442098 without updating this text. Since perf-changelog.yaml is append-only and historical entries must never be edited, this stale placeholder becomes permanent, so anyone auditing this PR later cannot tell from the changelog which tag was actually swept or verify its ancestry/digest claim. …

Why this was flagged

…Fix: when the tag is filled in, append a follow-up changelog entry (not edit the existing one) recording the actual tag, its publication time, and digest so the audit trail matches configs/amd-master.yaml.

The trigger is commit fe94952 filling in configs/amd-master.yaml:1330 with a concrete image tag after perf-changelog.yaml's entry (added earlier in the same PR, lines 8889-8898) was written describing the tag as still-to-be-filled. The changelog text at perf-changelog.yaml:8898 was never updated or supplemented to reflect the resolved tag. On the base branch there was no such entry at all; after merge, the permanent append-only record for PR #3420 misdescribes the current state of the pin it documents. No safeguard catches this because perf-changelog.yaml correctness isn't validated against configs/amd-master.yaml's actual image value.

Verification: nit. The discrepancy is real. On HEAD, configs/amd-master.yaml:1330 ships a concrete pin image: vllm/vllm-openai-rocm:nightly-rocm100-29468dde8b515031dc6d4d9d06bf0a2fa0442098, while the PR's new changelog entry still states the tag is unresolved: perf-changelog.yaml:8897 (English) "The exact tag, its publication time and digest are filled in once that build exists" and the Chinese…

@github-actions

Copy link
Copy Markdown
Contributor

@seungrokj

Copy link
Copy Markdown
Collaborator

/reuse-sweep-run 36101751233

@seungrokj seungrokj added AMD agentx AgentX benchmarks, recipes, and infrastructure labels Sep 25, 2026
seungrokj and others added 2 commits September 25, 2026 10:52
…ng vllm#58510

Move dsv41flash-fp4-mi355x-vllm-agentic-dspark off
nightly-rocm100-7f1a5398 to the first nightly-rocm100 build whose commit
contains vllm-project/vllm#58510 (MXFP8 GEMM on native 32x32 block scales
for gfx950). Only the image tag changes; TP=4/TP=2 rows keep concurrency
1,2,4,8,16,32,64,128 and the benchmark script is untouched. Tag stays TBD
until #58510 merges and a carrying nightly publishes.

Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>

@seungrokj seungrokj left a comment

Copy link
Copy Markdown
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

As a PR reviewer and CODEOWNER, I have reviewed this and have:

  • Verified that as of the moment of typing this, this is the latest version of PR_REVIEW_CHECKLIST.md
  • Verified that the general code quality meets the InferenceX standard and does not make the code quality any worse.
  • Verified that this PR has passed PR validation. Please link to GitHub Action workflow that shows this.
  • Verified that this PR passes evals. Please link to GitHub Action workflow that shows this.
  • Verified that speculative decoding PRs uses chat templates to align the AL distribution to real world
  • Verified that every draft model and draft head is served as it ships: the draft that ships with the served checkpoint, at its stored precision, through the pinned upstream image's default handling, with the shipped and effective draft precision recorded in the additional detail section. No submission-side quantization, dtype override, checkpoint substitution, or patch may lower draft precision below that default, regardless of eval results or AL. Explicitly verified that SGLANG_NVFP4_CKPT_FP8_NEXTN_MOE is not enabled in the effective recipe, including inherited settings; enabling it is prohibited going forward, and historical runs do not grant an exception. See Draft-model precision for what counts as the default and the MLPerf comparison.
  • For agentic workloads: verified that speculative-decoding configs (EAGLE / MTP / draft models) run with simulated synthetic acceptance, with the acceptance-length value taken from the committed golden AL curve in golden_al_distribution/ for that model, thinking mode, and draft length. A submission may choose any supported draft length, but it may not substitute a different acceptance target.
  • Verified against the current MODELS.md that this PR does not submit a deprecated model, scenario, or model-scenario combination.
  • Verified that the model architecture isn't changed with benchmark hacks like using --hf-overrides to skipping indexer for every x layers on models that don't natively support this. As a general rule, we won't accept optimizations that reduces the number of model architecture FLOPs. Anything that makes that same computation run faster is fair game; target/verifier FLOPs at lower precisions is fine, given that the config passes private evals, but this does not permit lowering draft-model or draft-head precision below what ships. As an general north star princple, we should only use optimizations which is used in production by customers that care about accuracy
  • If an company claims that they support vLLM/SGLang as first class LLM inference engines on their hardware, I have verified that the respective vLLM submission made using upstream https://hub.docker.com/u/vllm docker repo, upstream SGLang https://hub.docker.com/u/lmsysorg docker repo. The only exceptions are for new hardware, such as MI455X UALoE72, Vera Rubin NVL72, Rubin NVL8, etc., and for new model architectures where there is an actual reason why vLLM/SGLang does not fundamentally support them yet as supported by vLLM/SGLang community maintainers
  • If an company claims that they support vLLM/SGLang as first class upstream in-tree LLM inference engines on their hardware, I have have verified that the respective vLLM/SGLang submission has been made before additional frameworks (TRT-LLM, ATOM, etc.). The only exceptions are for new hardware, such as MI455X UALoE72, Vera Rubin NVL72, Rubin NVL8, etc., and for new model architectures where there is an actual reason why vLLM/SGLang does not fundamentally support them yet.
  • Verified that every single-node vLLM/SGLang recipe in this PR is documented in the official vLLM recipes and/or the SGLang cookbook:
    • I linked the corresponding upstream PR in the vLLM recipe repo or SGLang repo and verified that it is MERGED before this InferenceX PR merges. An opened, draft, or closed-without-merge upstream PR does not satisfy this requirement. If the matching recipe was already published, I linked the published recipe/cookbook page in the additional detail section below.
  • Verified that this PR does not patch the inference engine or serving stack — the pinned image must run as shipped. This covers .patch files / git apply / patch, inline patches embedded in benchmark scripts (e.g. a python3/sed heredoc that rewrites installed engine sources before serving), in-place edits of site-packages, monkey-patching, overwriting container files, and installing forked/rebuilt engine wheels on top of the pinned image. The only exception is a patch covered by a filled-out waiver at docs/waiver/<PR_NUMBER>.md — named after the PR that introduces the patch and filed in that same PR, stating what is patched, why the unmodified upstream image cannot run this benchmark, the upstream PR/issue link, and the removal plan — which I have linked below in the additional detail section.
  • If this PR uses append-only: true, verified that it only adds generated points or recipe variants inside a selected existing config/scenario and existing same-image visual curve: every previously generated point remains present with the same recipe, no prior point is removed or rerun, and every benchmark-affecting change in the complete diff can affect only the corresponding newly appended points (never an existing point), regardless of which file contains it.
  • If any of the above criteria cannot reasonably be satisfied, I have provided additional reasoning below.
  • Reported measured throughput/E2EL Pareto counts and evidence per affected curve (≥5 points strongly recommended). Below 5 or unverifiable: tag a core maintainer for review; recorded admin bypass required before merge. N/A if no curves are affected. Details.

Additional detail section:

@github-actions

Copy link
Copy Markdown
Contributor

✅✅✅ Verdict: PASS ✅✅✅

Assessed at the signed-off SHA 02620aa4. The PR head has since moved to 938de47e, a merge of main (#3423) that does not change this PR's diff. That new commit was not assessed.

Passed and not applicable checks

✅ Check 0 (CODEOWNER): PASS — @seungrokj is listed for configs/amd-master.yaml. perf-changelog.yaml falls only under the catch-all owner.

✅ Check 1 (Sweep on in-PR commit): PASS — In-PR commit fe949520 (same image and recipe as the pinned SHA) has all 16 agentic / jobs (TP2/TP4 × c1–c128) and agentic eval / green in run 36101751233, attempt 2. This PR has no fixed-seq single-node */ configs.

✅ Check 2 (Evals): PASS — eval_results_all: gsm8k em_strict 0.972 ± 0.005 (n=1319), TP4 c128 eval-only, on vllm/vllm-openai-rocm:nightly-rocm100-29468dde…, which matches the PR config image.

✅ Check 3 (Recipe): PASS — The linked published recipe (vllm-project/recipes main) covers MI355X. The major args match: same model, TP2/TP4, native MXFP4/MXFP8 checkpoint with no quant override, --moe-backend aiter, AITER env, breakable cudagraph, --no-swa-bounded-replay, and DSpark with 5 tokens and adaptive verification off on AMD. For information only: Engram placement per point, batched-token/max-num-seqs ladder, capture size, and synthetic acceptance are InferenceX tuning and methodology.

✅ Check 4 (Reuse command): PASS — /reuse-sweep-run 36101751233 was posted by seungrokj (COLLABORATOR).

✅ Check 5 (Latest template): PASS — Every item in the current docs/PR_REVIEW_CHECKLIST.md is present and checked.

✅ Check 6 (Upstream image / ordering): PASS — framework: vllm uses upstream vllm/vllm-openai-rocm:nightly-rocm100-29468dde8b515031dc6d4d9d06bf0a2fa0442098. The ordering rule does not apply because this is not a non-vLLM/SGLang framework.

✅ Check 7 (Deprecated models): PASS — dsv41flash agentic coding is active in MODELS.md (added 2026-09-10) and has no deprecation.

✅ Check 8 (No arch hacks): PASS — This PR changes only the image. The effective script has no --hf-overrides, model-config edits, or layer/expert trimming.

✅ Check 9 (Chat template): PASS — The agentic replay uses --endpoint /v1/chat/completions --endpoint-type chat (benchmark_lib.sh).

✅ Check 10 (No engine patches): PASS — Nothing patches the engine. The only pip installs are pre-existing eval/harness dependencies.

✅ Check 11 (Golden AL): PASS — Throughput mode sets rejection_sample_method: synthetic, synthetic_acceptance_length: 3.51, num_speculative_tokens: 5. This matches golden_al_distribution/dsv41flash_dspark.yaml thinking_on[5] = 3.51. Evals use real block rejection.

➖ Check 12 (Append-only): N/A — The new changelog entry has no append-only: true.

✅ Check 13 (Draft as shipped): PASS — The embedded DSpark head (mtp.0-2.* in the checkpoint) is stored quantized: experts carry weight and scale tensors, and the checkpoint config is quant_method: fp8, activation_scheme: dynamic, expert_dtype: fp4. --speculative-config has no quant/dtype fields, there is no draft-path/dtype/KV override, and no patch. The aiter a8w4 path (FP8 activations × MXFP4 experts) matches the checkpoint's own dynamic-FP8 activation scheme. SGLANG_NVFP4_CKPT_FP8_NEXTN_MOE does not apply to vLLM and is not set. The sign-off did not state the stored precision; I verified it independently.

✅ Check 14 (Pareto coverage): PASS — There is one curve: dsv41flash / agentic-coding / MI355X vLLM FP4 / nightly-rocm100-29468dde / p90 E2EL vs total_tput_tps per GPU. It has 16 measured points and 5 frontier points (infx.workflows.pareto_coverage), from the bmk_agentic_* artifacts of run 36101751233 on fe949520.

Assessed commit: 02620aa4aa36922b7695393d09446829f8a5e39b.

@adibarra
adibarra merged commit fbf1f40 into main Sep 25, 2026
25 checks passed
@adibarra
adibarra deleted the config/dsv41flash-mi355x-resweep-0925 branch September 25, 2026 18:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

agentx AgentX benchmarks, recipes, and infrastructure AMD full-sweep-enabled

Projects

Status: Done

Development

Successfully merging this pull request may close these issues.

3 participants