feat(verilog): index Verilog/SystemVerilog, resolve port bindings, signal access and build profiles - #1875
Open
danusha2345 wants to merge 10 commits into
Open
feat(verilog): index Verilog/SystemVerilog, resolve port bindings, signal access and build profiles#1875danusha2345 wants to merge 10 commits into
danusha2345 wants to merge 10 commits into