[Vulkan] Stage bool tensors without 8-bit storage and register logical_not - #23207

[Vulkan] Stage bool tensors without 8-bit storage and register logical_not#23207

mergennachin wants to merge 1 commit into

mergennachin/vulkan-23156-06-reduction-guardspytorch/executorch:mergennachin/vulkan-23156-06-reduction-guardsfrom

mergennachin/vulkan-23156-07-bool-stagingpytorch/executorch:mergennachin/vulkan-23156-07-bool-stagingCopy head branch name to clipboard