[Vulkan] Stage bool tensors without 8-bit storage and register logical_not - #23246

[Vulkan] Stage bool tensors without 8-bit storage and register logical_not#23246

mergennachin merged 26 commits into

mainpytorch/executorch:mainfrom

gh/mergennachin/30/headpytorch/executorch:gh/mergennachin/30/headCopy head branch name to clipboard